This repository contains behavioral code for Serial Adder.The following individual components have been modeled and have been providedwith their corresponding test benches:
![]() ![]()
Since testbenches are used for simulation purpose only (not for synthesis), therefore. Listing 9.1 shows the Verilog code for the half adder which is tested using.
File
serial_adder.v is the master node, the corresponding testbench isserial_adder_tb.v . To compile and visualise the waveforms (using iverilogand gtkwave), follow these steps:
For changing the input values to the adder, please make changes in Permalink
serial_adder_tb.v .
Join GitHub today![]()
GitHub is home to over 40 million developers working together to host and review code, manage projects, and build software together.
Sign up
Branch:master
Find file Copy path
Fetching contributorsâ¦
![]() Comments are closed.
|
AuthorWrite something about yourself. No need to be fancy, just an overview. Archives
December 2022
Categories |